Quantum Leap offers a large portfolio of silicon proven digital and analog IP supported by over 400 designers with years of experience.
| Andes Technology | |||
 |
Leading embedded processor intellectual property supplier in the world. Andes is devoted in developing high-performance/low-power 32/64 bit processors and their associated SoC platforms to serve the rapidly growing embedded system applications worldwide. | ||
|
The innovative configurable platform solution allows Andes' customers to construct unique system architecture and hardware/software partitioning to gain best optimization in all aspects. With possession of technologies in the areas of processor, system architecture, operating system, software toolchains development, and SoC VLSI implementation, Andes can work closely with customers to shorten their time-to-market with quality design. andestech.com | ||
| UltraSOC | |||
|
RISC-V UltraSOC is a RISC-V Gold Member RISC-V is an open, free ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation. RISC-V Foundation |
||
|
Suite of IP for silicon debug, performance monitoring, optimization and analytics. It is non-intrusive, and runs at wire speed. UltraSOCs portfolio IP supports all major CPUs including ARM, MIPS, Tensilica, CEVA and ARC, protocol-aware probes for buses, memory interfaces and custom logic monitors. Significantly reduces silicon bring-up and debug time and reduces time to market. www.ultrasoc.com | ||
| S3semi by Adesto | |||
|
Portfolio of 260+ RF and mixed signal IP cores | ||
|
High end performance IP · ADC - energy efficiency typically targeting < 0.05pJ (energy efficiency) · DAC - high linearity, wide-BW, SFDR typically better than 78dBc. · PLL- low jitter, typically targeting < 1ps (rms long-term jitter) · Power Management – converters, LDOs, temp sensors (95% n) |
||
|
IP subsystems · AFE & ABB for Cellular, WLAN, ISM & Satellite comms · Customizable PMIC for multi-core processor applications. |
||
|
Ready to customize to specific design requirements | ||
|
Proven team that have delivered on 100’s of projects | ||
|
30 year successful track record | ||
| FLEX LOGIX has developed reconfigurable RTL IP cores and software for you to make superior, successful SoCs. We have proven our architecture in silicon.
Flex Logix provides: |
|||
|
Physical design and logic design files for the array size you want, in the process you want: GDS, LIB, LEF, Verilog; | ||
|
Training and assistance in architecture, integration, test, and whatever else is needed to win; | ||
|
EFLX Compiler for resource estimation, timing analysis and bitstream generation. | ||
| SILICON CREATIONS Leading provider of PLLs, SerDes interfaces, Oscillators and LVDS IO. Also support automotive ASIL requirements | |||
|
Ring & LC PLLs - 180nm to 7nm silicon proven | ||
|
SerDes - up to 12.7Gb/ | ||
|
LVDS IO | ||
| NORTHWEST LOGIC | |||
|
PCIe gen 4, 3, 2.1, 1.1 – x1, x2, x4, x8, x16 configurations | ||
|
DMA cores – Memory Controllers | ||
|
HBM | ||
|
DDR4/3 /2 /1 – SD | ||
|
LPDDR4/3/2/1 – SDRAM | ||
|
RLDRAM3/II – MRA | ||
|
MIPI CSI, DSI controllers | ||
| UNIQUIFY DDR IP | |||
|
Patented self aligning technology to boost performance and improve yield / reliability on DDR interfaces. Complete DDR subsytem including controller, PHY and IO. Smallest area and lowest power implementation. Silicon proven on TSMC, GF, Samsung, SMIC, and UMC. | ||
|
|
||
|
|
||
|
|
||
|
|
||
|
|
||